I am a researcher in the CARD group
and a member of NAIS
I am a Royal Academy of Engineering
My research interests revolve around the design of many-core architecture and
its implications on programability. In particular, I am interested in:
- Patterns in parallel applications and exploiting these patterns in both
software (programmability) and hardware (coherence mechanisms).
- Memory consistency and coherence model for many-core architectures.
- Transactional Memory and its usage in many-core architetures for
- Interaction of hardware and software in many-core architectures.
PARTANS: An Autotuning Framework for Stencil Computation on
Thibaut Lutz, Christian Fensch, and Murray Cole,
ACM Transactions on Architecture and Code Optimization (TACO), Vol 9(4), 2013.
Designing a Physical Locality Aware Coherence Protocol for
Christian Fensch, Nick Barrow-Williams, Robert Mullins, and Simon Moore,
IEEE Transaction on Computer, Vol 62(5), May 2013.
Auto-tuning Parallel Skeletons
Alexander Collins, Christian Fensch, and Hugh Leather,
Parallel Processing Letters, 22(02), 1240005 (16 pages), 2012.
An Evaluation of an OS-Based Coherence Scheme for Tiled CMPs
Christian Fensch and Marcelo Cintra,
International Journal of Parallel Programming Vol 39(3), 2011.
|Informatics Forum, 10 Crichton Street, Edinburgh, EH8 9AB, Scotland, UK
Tel: +44 131 651 5661, Fax: +44 131 651 1426, E-mail:
Please contact our webadmin with
any comments or corrections.
Unless explicitly stated otherwise, all material is copyright ©
The University of Edinburgh