Edinburgh University logo

Zheng Wang

Institute for Computing Systems Architecture
School of Informatics
IF1.34 Informatics Forum
10 Crichton Street
Edinburgh
EH8 9AB

eMail: jason.wangz #AT# ed.ac.uk

My Potrait


Hiya,

I am a PhD student here in The University of Edinburgh in the School of Informatics. My academic advisor is Michael O’Boyle. I am a member of the Compiler and Architecture Design Group. I work in collaboration with other reasearchers throughout Europe as part of the HiPEAC network.

My research interest is in auto-parallelization compilers of multi-core systems, particularly, in mapping parallelism to multi-core architectures. I am also interested in coperating parallelism mapping with micro-architecture configurations to acheive better power-performance aware computing.


Bio and Myself

Before coming to Edinburgh, I worked in IBM Research (China) from 2005 to 2007.

In IBM, I worked for the programming model and performance tools for multi-core systems. I am one of the main founders of Accelerated Library Framework (ALF) as well as the ALF code generator, for the Cell Broadband Engine processor. ALF is also the programming model for RoadRunner--the fastest supercomputer in the world.

I am a photographer and you can visit my online album at flickr. Beside photography, I play Go, traditional Chinese paintings (clicking here for two of my works), EA FIFA games (from FIFA 96 to FIFA 09) and sometimes cooking at my spare time.


Recent Publications:

  • Georgios Tournavitis, Zheng Wang, Bjorn Franke and Michael O'Boyle. Towards a Holistic Approach to Auto-Parallelization - Integrating Profile-Driven Parallelism Detection and Machine-Learning Based Mapping, In ACM SIGPLAN PLDI'09, 177-187. [PDF] [bib]

  • Zheng Wang and Micheal O'Boyle. Mapping Parallelism to Multi-cores: A Machine Learning Based Approach, In ACM SIGPLAN PPoPP'09, 75-84. [PDF, PS][bib][Slides]

  • You can find the completed list of my publications here.

    Patents:

  • METHOD OF MANAGING DATA MOVEMENT AND CELL BROADBAND ENGINE PROCESSOR USING THE SAME SPE (US patent: 2009008955), Zheng Wang, Liang Chen, Wenjun Want et al.

  • METHOD AND COMPILER OF COMPILING A PROGRAM (US patent: 20090049431), Wenjun Wang, Zheng Wang, Xin Zhong et al

  • OVERLAY INSTRUCTION ACCESSING UNIT AND OVERLAY INSTRUCTION ACCESSING METHOD (US patent: 20090089507) Liang chen, Kuan feng, Zheng Wang et al


  • Academic Activities:

  • Programme Committee Member, 15th International Conference on Parallel and Distributed Systems (ICPADS 2009)

  • Awards:

  • Oversea Research Student (ORS) Scheme Scholarship, Edinburgh 2007-2010

  • Wolfson Microelectronic Scholarship, Edinburgh 2007-2010

  • Bravio! Award, IBM 2007


  • Useful Links:

    WikiCFP
    The Stony Brook Algorithm Repository
    Algorithms and Data Structures Research & Reference Material