Extracting behaviour from an executable instruction set model

Brian Campbell lan Stark





REMS project rems.io

EPSRC grant EP/K008528/1

FMCAD, October 6 2016

Introduction

Previously developed automated test generation for executable ISA models in HOL4 [FMICS 2014].

Want to automate extraction of instruction behaviour-

- 1. constraints for execution
- 2. results of execution
- -from model in HOL4 theorem prover for new targets.

Successfully implement symbolic execution in HOL4, reusing its standard symbolic evaluation features.

Applied to simple MIPS model and experimental CHERI processor

Motivation: testing ISA models

Automatic randomised test generation in HOL4:

Generate instruction sequence \downarrow Extract instruction behaviour from model \downarrow Calculate sequence's constraints and effects \downarrow Solve constraints to build test (SMT) \downarrow Add test harness

Motivation: testing ISA models

Automatic randomised test generation in HOL4:

Generate instruction sequence \downarrow Extract instruction behaviour from model \downarrow Calculate sequence's constraints and effects \downarrow Solve constraints to build test (SMT) \downarrow Add test harness

Previously:

+ Reused stepLib verification library for instruction behaviour

- Library needs to be written for new models
- Library skips some behaviour (exceptions, unaligned accesses)

Motivation: Testing CHERI

Experimental MIPS-compatible design with capability security extensions:

- Lots of new instructions, exceptions
- ISA model used for architectural exploration
- Bluespec design for processor

provide motivation for testing

Plain MIPS model has stepLib

- CHERI more than twice as large
- also more complete (e.g., memory)
- stepLib not ported

Model example: MIPS 32-bit signed immediate addition

L3 domain specific language, compiled to HOL4:

```
dfn'ADDI (rs,rt,immediate) =
  (λstate.
   (let s =
        if NotWordValue (FST (GPR rs state)) then
        SND (raise'exception (UNPREDICTABLE "ADDI: NotWordValue")
            state)
        else state
    in
        let v = (32 >< 0) (FST (GPR rs s)) + sw2sw immediate
        in
        if word_bit 32 v ≠ word_bit 31 v then SignalException Ov s
        else write'GPR (sw2sw ((31 >< 0) v),rt) s))</pre>
```

State threaded through definition

Model example: MIPS 32-bit signed immediate addition

L3 domain specific language, compiled to HOL4:

```
dfn'ADDI (rs,rt,immediate) =
(\lambdastate.
  (let s =
        if NotWordValue (FST (GPR rs state)) then
        SND (raise'exception (UNPREDICTABLE "ADDI: NotWordValue")
            state)
        else state
    in
        let v = (32 >< 0) (FST (GPR rs s)) + sw2sw immediate
        in
        if word_bit 32 v ≠ word_bit 31 v then SignalException Ov s
        else write'GPR (sw2sw ((31 >< 0) v),rt) s))</pre>
```

State threaded through definition

- 64-bit behaviour unspecified
- Overflow processor exception

Pre-existing library: addiu \$1,\$2,3

```
[-if word_bit 31 (s.gpr 2w) then (63 >< 32) (s.gpr 2w) ≠ 0xFFFFFFw
else (63 >< 32) (s.gpr 2w) ≠ 0w,
s.MEM s.PC = 36w, s.MEM (s.PC + 1w) = 65w, s.MEM (s.PC + 3w) = 3w,
s.MEM (s.PC + 2w) = 0w,
(1 >< 0) s.PC = 0w, s.exception = NoException]
⊢ NextStateMIPS s =
SOME
(s with
<|PC := s.PC + 4w;
gpr := (1w =+ sw2sw ((31 >< 0) (s.gpr 2w) + 3w)) s.gpr|>)
```

- Hypotheses contain assumptions, well-definedness constraints
- \vdash Stylised conclusion: next = series of record updates
- One theorem per branch
- A rough rule-based operational semantics

Pre-existing library implementation

Semi-automatic

- Assumptions and cases fed in manually
- Primarily uses symbolic evaluation
- Builds up results for
 - each instruction implementation
 - instruction fetch
 - decode

then combines them into next step function

For faster development, we want to

- Avoid writing per-instruction information
- Case split automatically
- Avoid specifying intermediate results

Symbolic execution in HOL4

Symbolic evaluation

- general computation rules (including bitvectors, ...)
- specialisation, e.g., restricting memory accesses
- single result, leaves the structure intact

Symbolic state

Set of rewrites, one per field

Symbolic execution

- follows threading of state
- case splits at conditionals, pattern matching
- discard unspecified/uninteresting cases
- keeps path condition in hypotheses
- one result per path

Symbolic evaluation

Uses

- HOL4 theories for booleans, bitvectors, naturals, integers, datatypes, ...
- custom conversions to
 - FOR loops only once bound known
 - extra bitvector simplification
- model-specific conversions which
 - \star may introduce hypotheses to limit behaviour
 - simplify memory mapping
 - inject instructions into memory

Instruction injection uses rewrite generated by applying symbolic execution to instruction fetch function.

Symbolic execution

Recursive procedure; described below with rules:

 $H, S \vdash t \rightsquigarrow \overline{(H', t')}$

H General hypotheses incorporates path condition

- *S* Per-field state information (equations)
- t Source term (also u, v below)

One result (H', t') per path

State always appears to the right:

$$\frac{H, S \vdash u \rightsquigarrow \overline{(H', u')}}{H, S \vdash (t, u) \rightsquigarrow \overline{(H', (t, u'))}} \quad \text{PAIR}$$

Symbolic execution

For let, separate ordinary data from state:

$$\frac{H, S \vdash t \rightsquigarrow \overline{(H', (t', s'))} \quad \forall i. \quad H'_i, S \triangleleft s'_i \vdash u[t'_i/x] \rightsquigarrow \overline{(H''_i, u'_i)}}{H, S \vdash \mathsf{let} \ (x, s) = t \ \mathsf{in} \ u \rightsquigarrow \bigcup_i \overline{(H''_i, u'_i)}} \quad \mathsf{Let}$$

S has per-field state information, $S \triangleleft s$ updates symbolic state

$$\frac{(H,t), S \vdash u \rightsquigarrow \overline{(H',u')} \qquad (H,\neg t), S \vdash v \rightsquigarrow \overline{(H'',v')}}{H, S \vdash \text{if } t \text{ then } u \text{ else } v \rightsquigarrow \overline{(H',u')} \cup \overline{(H'',v')}} \quad \text{COND}$$

Similar rule for pattern matching

Symbolic execution

Function application unfolds the definition

$$\frac{c x_1 \dots x_{n+1} := t \qquad H, S \vdash v \rightsquigarrow (H', v')}{H'_i, S \vdash t[u_1/x_1, \dots, u_n/x_n, v'_i/x_{n+1}] \rightsquigarrow (\overline{H''_i, t'_i)}} \qquad \text{App}$$
$$\frac{\forall i. \quad H'_i, S \vdash t[u_1/x_1, \dots, u_n/x_n, v'_i/x_{n+1}] \rightsquigarrow (\overline{H''_i, t'_i})}{H, S \vdash c u_1 \dots u_n v \rightsquigarrow \bigcup_i (\overline{H''_i, t'_i})} \qquad \text{App}$$

 $\frac{1}{H, S \vdash \text{raise'exception } t \ u \rightsquigarrow \emptyset} \quad \text{UNDEF}$

Other unwanted constants are handled similarly

Soundness and (in)completeness

Soundness

By construction:

$$H, S \vdash t \rightsquigarrow \overline{(H', t')}$$

produces theorems for each i,

$$H'_i \vdash t = t'_i$$

Completeness

Incomplete by construction:

e.g., deliberately simplify memory accesses

Complete up to specialisation?

- No formal results
- Systematic construction avoids overly strong assumptions about cases

Hypotheses

Term

dfn'ADDI (2w,1w,3w) s

State only changes at the end

Hypotheses

Term

```
let s =
    if NotWordValue (FST (GPR 2w state)) then
        SND (raise'exception (UNPREDICTABLE "ADDI: NotWordValue") state)
    else state
    in
    let v = (32 >< 0) (FST (GPR 2w s)) + 3w
    in
        if word_bit 32 v ≠ word_bit 31 v then SignalException Ov s
        else write'GPR (sw2sw ((31 >< 0) v),1w) s</pre>
```

Hypotheses

Term

if NotWordValue (FST (GPR 2w state)) then SND (raise'exception (UNPREDICTABLE "ADDI: NotWordValue") state) else state

(First part of let, rest on stack)

Hypotheses

NotWordValue (s.c_gpr 2w)

Term

SND (raise'exception (UNPREDICTABLE "ADDI: NotWordValue") state)
(First branch of if, first part of let, rest on stack)

Hypotheses

NotWordValue (s.c_gpr 2w)

Term

raise'exception (UNPREDICTABLE "ADDI: NotWordValue") state
(First part of if, let, rest on stack)

Undefined - discard case

Hypotheses

-NotWordValue (s.c_gpr 2w)

Term

state

(Second part of if, first of let, rest on stack)

Hypotheses

```
-NotWordValue (s.c_gpr 2w)
```

Term

```
let v = (32 >< 0) (FST (GPR 2w state)) + 3w
in
    if word_bit 32 v ≠ word_bit 31 v then SignalException Ov state
    else write'GPR (sw2sw ((31 >< 0) v),1w) state</pre>
```

(Second part of let)

Hypotheses

-NotWordValue (s.c_gpr 2w)

Term

```
if word_bit 32 ((32 >< 0) (s.c_gpr 2w) + 3w) ≠
   word_bit 31 ((32 >< 0) (s.c_gpr 2w) + 3w) then
    SignalException Ov state
else
   write'GPR (sw2sw ((31 >< 0) ((32 >< 0) (s.c_gpr 2w) + 3w)),1w) state
  (let evaluated)</pre>
```

Hypotheses

¬NotWordValue (s.c_gpr 2w), word_bit 32 ((32 >< 0) (s.c_gpr 2w) + 3w) ≠ word_bit 31 ((32 >< 0) (s.c_gpr 2w) + 3w)

Term

SignalException Ov state

(First branch)

Processor exception - choose to discard case

(Can do processor exceptions, but not on one slide)

Hypotheses

¬NotWordValue (s.c_gpr 2w), word_bit 32 ((32 >< 0) (s.c_gpr 2w) + 3w) = word_bit 31 ((32 >< 0) (s.c_gpr 2w) + 3w)

Term

write'GPR (sw2sw ((31 >< 0) ((32 >< 0) (s.c_gpr 2w) + 3w)),1w) state
 (Second branch)</pre>

Hypotheses

¬NotWordValue (s.c_gpr 2w), word_bit 32 ((32 >< 0) (s.c_gpr 2w) + 3w) = word_bit 31 ((32 >< 0) (s.c_gpr 2w) + 3w)

Term

```
((),
  state with
  c_gpr := (1w =+ sw2sw ((31 >< 0) ((32 >< 0) (s.c_gpr 2w) + 3w)))
        state.c_gpr)</pre>
```

Final result: register 1 updated by signed addition

Example: Symbolic state update $(S \triangleleft s)$

Per-field state information S consists of equations:

```
state.c_gpr = s0.c_gpr
state.c_state = s0.c_state with c_lo := NONE
...
```

relating current state state to initial state s0

Example: Symbolic state update $(S \triangleleft s)$

Per-field state information S consists of equations:

```
state.c_gpr = s0.c_gpr
state.c_state = s0.c_state with c_lo := NONE
...
```

relating current state state to initial state s0

```
The update for addi $1,$2,3 is
    state with
    c_gpr := (1w =+ sw2sw ((31 >< 0) ((32 >< 0) (s.c_gpr 2w) + 3w)))
        state.c_gpr)</pre>
```

apply per-field to get

```
newstate.c_gpr =
  (1w =+ sw2sw ((31 >< 0) ((32 >< 0) (s.c_gpr 2w) + 3w))) s0.c_gpr)
newstate.c_state = s0.c_state with c_lo := NONE</pre>
```

• • •

Performance

Compare existing library with combined approach on 'plain' MIPS:

- behaviour extraction much longer (old 0.23s, new 3.16s)
- but only rises to 17% of total test generation time
- even without caching, etc

(times median over 500 8-instruction tests)

CHERI times rise again (32.3s; 33% of total test generation time) Still acceptable for batch production

Results

Found model bugs

- in instructions we couldn't test before
- on processor exceptions (esp. unintended writeback)

Successfully

- generates tests automatically
- less than two minutes per test
- \star tracks new versions of the model with few adjustments

Instruction generation and harness generation phases still require manual maintenance; symbolic execution is robust against changes.

Summary

Automated extraction of instruction behaviour from an executable model

- combining prover's symbolic evaluation with symbolic execution
- reducing amount of model-specific input required
- with acceptable performance cost, and scope for improvement

Successfully applied to large CHERI ISA model, finding bugs in model and processor design.

HOL4 turns out to be a good environment for symbolic execution