Next: About this document
Up: Performance of the Decoupled
Previous: Acknowledgements
References
- 1
-
Goodman, J., Hsieh, J., Liou, K., Plezkun, A., Schecteur, P.,
Young, H.:
PIPE: A VLSI Decoupled Architecture.
Proc. 12 Int. Symp. on Computer Architecture, (June 1985).
- 2
-
Smith, J.E., et al.:
The ZS-1 Central Processor.
Proc. 2 Int. Conf. on Architectural Support for
Programming Languages and Operating Systems, (Oct. 1987), Palo Alto,
CA.
- 3
-
Smith, J.E,
Decoupled Access/Execute Computer Architecture,
ACM Trans. on Computer Systems, 2(4), (November 1984).
- 4
-
Wulf, Wm. A,:
An Evaluation of the WM Architecture,
Proc. Int. Symp. on Computer Architecture, (May 1992), Gold Coast,
Australia.
- 5
-
Bird, P., Rawsthorne, A., Topham, N.P.:
The Effectiveness of Decoupling.
Proc. Int. Conf. on Supercomputing (July 1993), Tokyo, Japan.
- 6
-
Cybenko, G., Kipp, L., Pointer, L., Kuck, D.:
Supercomputer Performance Evaluation and the Perfect Benchmarks,
Proc. Int. Conf. on Supercomputing (1990).
- 7
-
Bird, P.L., Topham, N.P., Manoharan, S.:
A Comparison of Two Memory Models for High Performance Computers,
Proc. CONPAR/VAPP (September 1992), Lyon, France.
- 8
-
Rau, B.: Pseudo-Randomly Interleaved Memory'',
Proc. 18 Int. Symp. on Computer Architecture, (May 1991).
- 9
-
Harris, T.J., and Topham, N.P.:
The Scalability of Decoupled Multiprocessors.
Proc. Conf. on Scalable High Performance Computing (1994),
Knoxville, TN.
- 10
-
Harris, T.J., and Topham, N.P.:
The Use of Caching in Decoupled Multiprocessors with Shared Memory,
Proc. Scalable Shared Memory Workshop, at Int. Parallel Processing
Symposium (1994), Cancun, Mexico.
- 11
-
Oed, W.:
Cray Y-MP C90: System Features and Early Benchmark Results.
Parallel Computing 18 (1992) 947-954.
- 12
-
Smith, J.E., Weiss, S., Pang, N.:
A Simulation Study of Decoupled Architecture Computers,
IEEE Trans. on Computers, C-35(8), (August 1986).