References

1

J-L. Baer and T-F. Chen. An effective on-chip preloading scheme to reduce data access penalty. Proc of Supercomputing '91, pp 176-186, 1991

2

T-F. Chen and J-L. Baer. Reducing Memory Latency via Non-blocking and Prefetching Caches. 5th Int. Conf. on Arch. Support for Programming Languages and Operating Systems, SIGPLAN Notices Vol 27(9), pp 51-61, 1992

3

T-F. Chen. Data Prefetching for High-Performance Processors. PhD thesis, Dept of Computer Science and Engineering, Univ. of Washington, http://www.cs.washington.edu/research/arch/da ta-pre-hp.html, 1993

4

T-F. Chen and J-L. Baer. A performance study of software and hardware data prefetching schemes. Proc of the 21st Int. Symp. on Comp. Architecture, pp 223-232, 1994

5

J.W. Fu and J.H. Patel. Prefetching in Multiprocessor Vector Cache Memories. Proc of the 18th Int. Symp. on Comp. Architecture, pp 102-110, 1992

6

J.W. Fu, J.H. Patel and B.L. Janssens. Stride Directed Prefetching in Scalar Processors. Proc of the 25th Int. Symp. on Microarchitecture, pp 102-110, 1992

7

T.C. Mowry, M.S. Lam and A. Gupta. Design and evaluation of a computer algorithm for prefetching. 5th Int. Conf. on Arch. Support for Programming Languages and Operating Systems, http://suif.stanford.edu/papers/mowry92/tech.html, 1992

8

A.K. Porterfield. Software methods for improvement of cache performance on supercomputer applications. Ph.D. Thesis, Rice University, 1989

9

R.H. Saavedra, W. Mao and K. Hwang. Performance and Optimization of Data Prefetching Strategies in Scalable Multiprocessors. Journal of Parallel and Distributed Computing 22:3, pp 427-448, 1994

10

D.M. Tullsen and S.J. Eggers. Limitations of Cache Prefetching on a Bus-Based Multiprocessor." ACM Transactions on Computer Systems, 13(1), pp 57-88, 1995

11

D.M. Tullsen and S.J. Eggers. Effective Cache Prefetching on Bus-Based Multiprocessors." ACM Transactions on Computer Systems, 13(1), pp 57-88, 1995

Restore Figure